Anti-Tamper Capabilities in FPGA Designs
ثبت نشده
چکیده
The mission of Anti-Tamper (AT) is to deter reverse engineering of critical military technology to impede technology transfer, alteration of system capability, and prevent development of countermeasures. AT is important because governments are investing billions of dollars to develop sophisticated weapon systems and technologies. However, weapons that are vulnerable to tampering can weaken a military advantage, shorten the expected combat life of a system, and erode technological competitiveness. Opportunities for the exploitation of weapon systems are increasing due to the large export quantities of weapons and military systems, a diverse battlefield, the uncertainties of current national alliances, and loss of weapons on the battlefield. This is creating an increase in the importance of AT in military systems.
منابع مشابه
Self authentication path insertion in FPGA-based design flow for tamper-resistant purpose
FPGA platforms have been widely used in many modern digital applications due to their low prototyping cost, short time-to-market and flexibility. Field-programmability of FPGA bitstream has made it as a flexible and easy-to-use platform. However, access to bitstream degraded the security of FPGA IPs because there is no efficient method to authenticate the originality of bitstream by the FPGA pr...
متن کاملUsing Design-Level Scan to Improve FPGA Design Observability and Controllability for Functional Verification
This paper describes a structured technique for providing full observability and controllability for functionally debugging FPGA designs in hardware, capabilities which are currently not available otherwise. Similar in concept to flip-flop scan chains for VLSI, our design-level scan technique includes all FPGA flip-flops and RAMs in a serial scan chain using FPGA logic rather than transistor lo...
متن کاملBuying AES Design Resistance with Speed and Energy
Fault and power attacks are two common ways of extracting secrets from tamper-resistant chips. Although several protections have been proposed to thwart these attacks, resistant designs usually claim significant area or speed overheads. Furthermore, circuit-level countermeasures are usually not reconfigurable at runtime. This paper exploits the AES’ algorithmic features to propose low-cost and ...
متن کاملFPGA Incremental Compilation—Divide and Conquer
For high-density, high-performance FPGA designs, the ability to iterate rapidly during design and debugging stages is critical to meet time-to-market demands. Today’s FPGA designers are encountering problems traditionally associated with ASIC designs, especially long place-and-route compilation times and difficulties achieving timing closure. To address these issues, FPGA and EDA vendors are be...
متن کاملNeuro-fuzzy control of bilateral teleoperation system using FPGA
This paper presents an adaptive neuro-fuzzy controller ANFIS (Adaptive Neuro-Fuzzy Inference System) for a bilateral teleoperation system based on FPGA (Field Programmable Gate Array). The proposed controller combines the learning capabilities of neural networks with the inference capabilities of fuzzy logic, to adapt with dynamic variations in master and slave robots and to guarantee good prac...
متن کامل